PIC16C54C-04/SO【PDF 105/194 页】IC MCU OTP 512X12 18SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3886

101页 102页 103页 104页 [105页]106页 107页 108页 109页

PIC18F2450/4450

2006 Microchip Technology Inc.

Advance Information

DS39760A-page 191

REGISTER 18-1:

CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

U-0

R/P-0

R/P-1

—

USBDIV

CPUDIV1

CPUDIV0

PLLDIV2

PLLDIV1

PLLDIV0

bit 7

bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as ‘0’

-n = Value when device is unprogrammed

u = Unchanged from programmed state

bit 7-6

Unimplemented: Read as ‘0’

bit 5

USBDIV: USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)

= USB clock source comes from the 96 MHz PLL divided by 2

= USB clock source comes directly from the primary oscillator block with no postscale

bit 4-3

CPUDIV1:CPUDIV0: System Clock Postscaler Selection bits

For XT, HS, EC and ECIO Oscillator modes:

= Primary oscillator divided by 4 to derive system clock

= Primary oscillator divided by 3 to derive system clock

= Primary oscillator divided by 2 to derive system clock

= Primary oscillator used directly for system clock (no postscaler)

For XTPLL, HSPLL, ECPLL and ECPIO Oscillator modes:

= 96 MHz PLL divided by 6 to derive system clock

= 96 MHz PLL divided by 4 to derive system clock

= 96 MHz PLL divided by 3 to derive system clock

= 96 MHz PLL divided by 2 to derive system clock

bit 2-0

PLLDIV2:PLLDIV0: PLL Prescaler Selection bits

111

= Divide by 12 (48 MHz oscillator input)

110

= Divide by 10 (40 MHz oscillator input)

101

= Divide by 6 (24 MHz oscillator input)

100

= Divide by 5 (20 MHz oscillator input)

011

= Divide by 4 (16 MHz oscillator input)

010

= Divide by 3 (12 MHz oscillator input)

001

= Divide by 2 (8 MHz oscillator input)

000

= No prescale (4 MHz oscillator input drives PLL directly)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式